403Webshell
Server IP : 127.0.0.1  /  Your IP : 216.73.216.109
Web Server : Apache/2.4.54 (Win64) OpenSSL/1.1.1q PHP/8.1.10
System : Windows NT DESKTOP-E5T4RUN 10.0 build 19045 (Windows 10) AMD64
User : SERVERWEB ( 0)
PHP Version : 8.1.10
Disable Function : NONE
MySQL : OFF |  cURL : ON |  WGET : OFF |  Perl : OFF |  Python : OFF |  Sudo : OFF |  Pkexec : OFF
Directory :  C:/cygwin64/lib/python3.9/site-packages/pygments/lexers/__pycache__/

Upload File :
current_dir [ Writeable] document_root [ Writeable]

 

Command :


[ Back ]     

Current File : C:/cygwin64/lib/python3.9/site-packages/pygments/lexers/__pycache__/hdl.cpython-39.opt-2.pyc
a

SҼa�V�@s�ddlZddlmZmZmZmZmZmZddlm	Z	m
Z
mZmZm
Z
mZmZmZgd�ZGdd�de�ZGdd�de�ZGd	d
�d
e�ZdS)�N)�
RegexLexer�bygroups�include�using�this�words)�Text�Comment�Operator�Keyword�Name�String�Number�Punctuation)�VerilogLexer�SystemVerilogLexer�	VhdlLexerc@s�eZdZdZddgZdgZdgZdZdej	dfde
fd	e
fd
e
fdejfdejfd
e
fdedfdejfdejfdejfdejfdejfdejfdejfdefdejfdefde
fdejfdee
eje
�fdee
eje
�dfedd d!�efed"d#d d$�ej	fed%d&d d$�ejfed'd d!�ejfd(ejfd)efd*efgd+ed,fd-ej fd.efd
efd/efgd0ej	fd1ejfd2ejd,fd3ej	fd4ej	fdej	d,fgd5ejd,fgd6�Z!d7d8�Z"d9S):rZverilog�vz*.vztext/x-verilog�(?:\s|//.*?\n|/[*].*?[*]/)+�^\s*`define�macro�\n�\s+�\\\n�/(\\\n)?/(\n|(.|\n)*?[^\\]\n)�/(\\\n)?[*](.|\n)*?[*](\\\n)?/�[{}#@]�L?"�string�4L?'(\\.|\\[0-7]{1,3}|\\x[a-fA-F0-9]{1,2}|[^\\\'\n])'�%(\d+\.\d*|\.\d+|\d+)[eE][+-]?\d+[lL]?�(\d+\.\d*|\.\d+|\d+[fF])[fF]?z([0-9]+)|(\'h)[0-9a-fA-F]+z([0-9]+)|(\'b)[01]+z([0-9]+)|(\'d)[0-9]+z([0-9]+)|(\'o)[0-7]+z\'[01xz]z\d+[Ll]?�[~!%^&*+=|?:<>/-]�
[()\[\],.;\']�
`[a-zA-Z_]\w*�^(\s*)(package)(\s+)�^(\s*)(import)(\s+)�import)q�always�always_comb�	always_ff�always_latch�and�assign�	automatic�begin�break�buf�bufif0�bufif1�case�casex�casez�cmos�const�continue�deassign�default�defparam�disable�do�edge�else�end�endcase�endfunction�endgenerate�	endmodule�
endpackage�endprimitive�
endspecify�endtable�endtask�enum�event�final�for�force�forever�fork�function�generate�genvar�highz0�highz1�if�initial�inout�input�integer�join�large�
localparam�macromodule�medium�module�nand�negedge�nmos�nor�not�notif0�notif1�or�output�packed�	parameter�pmos�posedge�	primitive�pull0�pull1�pulldown�pullup�rcmos�ref�release�repeat�return�rnmos�rpmos�rtran�rtranif0�rtranif1�scalared�signed�small�specify�	specparamZstrengthr�strong0�strong1�struct�table�task�tran�tranif0�tranif1�type�typedef�unsigned�var�vectored�void�wait�weak0�weak1�while�xnor�xor�\b��suffix)Z
accelerateZautoexpand_vectornetsZ
celldefineZdefault_nettyper@�elsifZ
endcelldefineZendifZ
endprotectZendprotectedZexpand_vectornetsZifdefZifndefrZnoaccelerateZnoexpand_vectornetsZnoremove_gatenamesZnoremove_netnamesZnounconnected_driveZprotect�	protectedZremove_gatenamesZremove_netnamesZresetallZ	timescaleZunconnected_driveZundef�`)�prefixr�)4�bitsZ
bitstorealZbitstoshortrealZcountdriversZdisplayZfcloseZfdisplayZfinishZfloorZfmonitorZfopenZfstrobeZfwriteZ
getpattern�historyZincsaverZZitor�key�list�logZmonitorZ
monitoroffZ	monitoronZnokeyZnologZprinttimescaleZrandomZreadmembZreadmemh�realtimeZ
realtobits�resetZreset_countZreset_valueZrestartZrtoiZsaveZscaleZscopeZshortrealtobitsZ
showscopesZ
showvariablesZshowvarsZ	sreadmembZ	sreadmemhZstime�stopZstrobe�timeZ
timeformat�writez\$)�byte�shortint�int�longintr[r��bit�logic�reg�supply0�supply1�tri�triand�trior�tri0�tri1�trireg�uwire�wire�wandZworshortreal�realr��[a-zA-Z_]\w*:(?!:)�\$?[a-zA-Z_]\w*�\\(\S+)�"�#pop�/\\([\\abfnrtv"\']|x[a-fA-F0-9]{2,4}|[0-7]{1,3})�	[^\\"\n]+�\\�[^/\n]+�/[*](.|\n)*?[*]/�//.*?\n�/�	(?<=\\)\n�	[\w:]+\*?��rootrrr'cCs8d}d|vr|d7}d|vr$|d7}d|vr4|d7}|S)Nrr�g�������?r�r-�)�text�resultr�r��7/usr/lib/python3.9/site-packages/pygments/lexers/hdl.py�analyse_text�szVerilogLexer.analyse_textN)#�__name__�
__module__�__qualname__�name�aliases�	filenames�	mimetypes�_wsr	�Preprocr�Single�	Multilinerr
�Charr�Float�Hex�Bin�Integer�Octr
r�Constantrr�	Namespacer�Builtin�Type�Label�Escape�tokensr�r�r�r�r�rs�
�����
	�
����O�

�	
��crc"@s�eZdZdZddgZddgZdgZdZdej	dfd	e
eej
e�fd
e
eej
e�dfdefd
efdefdejfdejfdefdedfdejfdejfdejfdejfdejfdejfdejfdefdejfdefeddd �ejfd!efd"ejfed#dd �efd$e
ejeej�fd%e
ejeej�fd&e
ejeeeej�fed'dd �ej fed(dd �ej	fed)dd �ej!fd*ej"fd+efd,efg!d-ed.fd/ej#fd0efdefd1efgd2ej	fd3ejfd4ejd.fd5ej	fd6ej	fdej	d.fgd7ej
d.fgd8�Z$d9S):rZ
systemverilog�svz*.svz*.svhztext/x-systemverilogrrrr%r&r'rrrrrrrrrr r!z4([1-9][_0-9]*)?\s*\'[sS]?[bB]\s*[xXzZ?01][_xXzZ?01]*z6([1-9][_0-9]*)?\s*\'[sS]?[oO]\s*[xXzZ?0-7][_xXzZ?0-7]*z6([1-9][_0-9]*)?\s*\'[sS]?[dD]\s*[xXzZ?0-9][_xXzZ?0-9]*zB([1-9][_0-9]*)?\s*\'[sS]?[hH]\s*[xXzZ?0-9a-fA-F][_xXzZ?0-9a-fA-F]*z
\'[01xXzZ]z[0-9][_0-9]*r")ZinsideZdistr�r�z[()\[\],.;\'$]r$)�Z	accept_on�aliasr(r)r*r+r,�assertr-Zassumer.�beforer/ZbindZbinsZbinsofr0r1r2r3r4r5r6ZcellZcheckerZclockingr7ZconfigZ
constraint�contextr9ZcoverZ
covergroupZ
coverpointZcrossr:r;r<Zdesignr=r>r?r@rArBZ
endcheckerZendclockingZ	endconfigrCrDZendgroupZendinterfacerErFrGZ
endprogramZendpropertyZendsequencerHrIrJrKZ
eventually�expectZexportZexternrMZfirst_matchrNrOZforeachrPrQZforkjoinrRrSrT�globalrUrVrWZiffZifnoneZignore_binsZillegal_binsZimpliesZ
implementsr'ZincdirrrXrYrZ�instanceZinterconnectZ	interfaceZ	intersectr\Zjoin_anyZ	join_noner]ZletZliblist�library�localr^r_�matchesr`ZmodportrarbrcZnettype�newZnexttimerdreZnoshowcancelledrfrgrh�nullrirj�packagerkrlrmrnro�priorityZprogram�propertyr�rprqrrrsZpulsestyle_ondetectZpulsestyle_onevent�pureZrandZrandcZrandcaseZrandsequencertruZ	reject_onrvrwZrestrictrxryrzr{r|r}Zs_alwaysZs_eventuallyZ
s_nexttimeZs_untilZs_until_withr~ZsequenceZ
showcancelledr�ZsoftZsolver�r�ZstaticZstrongr�r�r��superZsync_accept_onZsync_reject_onr�Ztaggedr�rZ
throughoutZ
timeprecisionZtimeunitr�r�r�r��union�uniqueZunique0�untilZ
until_withZuntyped�user�Zvirtualr�Z
wait_orderZweakr�r�r�Zwildcard�withZwithinr�r�z(class)(\s+)([a-zA-Z_]\w*)z(extends)(\s+)([a-zA-Z_]\w*)z,(endclass\b)(?:(\s*)(:)(\s*)([a-zA-Z_]\w*))?)!r�r��chandler8rLr�r[r�r�r�r�r�r�Z	shortrealrrr�r�r�r�r�r�r�r�r�r�r�r�r�r�r�r�Zwor)z	`__FILE__z	`__LINE__z`begin_keywordsz`celldefinez`default_nettypez`definez`elsez`elsifz
`end_keywordsz`endcelldefinez`endifz`ifdefz`ifndefz`includez`linez`nounconnected_drivez`pragmaz	`resetallz
`timescalez`unconnected_drivez`undefz`undefineall)�z$exitz$finishz$stopz	$realtimez$stimez$timez$printtimescalez$timeformatz$bitstorealz$bitstoshortrealz$castz$itorz$realtobitsz$rtoiz$shortrealtobitsz$signedz	$unsignedz$bitsz$isunboundedz	$typenamez$dimensionsz$highz
$incrementz$leftz$lowz$rightz$sizez$unpacked_dimensionsz$acosz$acoshz$asinz$asinhz$atanz$atan2z$atanhz$ceilz$clog2z$cosz$coshz$expz$floorz$hypotz$lnz$log10z$powz$sinz$sinhz$sqrtz$tanz$tanhz
$countbitsz
$countonesz
$isunknownz$onehotz$onehot0z$infoz$errorz$fatalz$warningz$assertcontrolz$assertfailoffz
$assertfailonz$assertkillz$assertnonvacuousonz
$assertoffz	$assertonz$assertpassoffz
$assertpassonz$assertvacuousoffz$changedz
$changed_gclkz$changing_gclkz
$falling_gclkz$fellz
$fell_gclkz$future_gclkz$pastz
$past_gclkz$rising_gclkz$rosez
$rose_gclkz$sampledz$stablez$stable_gclkz$steady_gclkz$coverage_controlz
$coverage_getz$coverage_get_maxz$coverage_mergez$coverage_savez
$get_coveragez$load_coverage_dbz$set_coverage_db_namez$dist_chi_squarez$dist_erlangz$dist_exponentialz$dist_normalz
$dist_poissonz$dist_tz
$dist_uniformz$randomz$q_addz$q_examz$q_fullz
$q_initializez	$q_removez$async$and$arrayz$async$and$planez$async$nand$arrayz$async$nand$planez$async$nor$arrayz$async$nor$planez$async$or$arrayz$async$or$planez$sync$and$arrayz$sync$and$planez$sync$nand$arrayz$sync$nand$planez$sync$nor$arrayz$sync$nor$planez$sync$or$arrayz$sync$or$planez$systemz$displayz	$displaybz	$displayhz	$displayoz$monitorz	$monitorbz	$monitorhz	$monitoroz$monitoroffz
$monitoronz$strobez$strobebz$strobehz$strobeoz$writez$writebz$writehz$writeoz$fclosez	$fdisplayz
$fdisplaybz
$fdisplayhz
$fdisplayoz$feofz$ferrorz$fflushz$fgetcz$fgetsz	$fmonitorz
$fmonitorbz
$fmonitorhz
$fmonitoroz$fopenz$freadz$fscanfz$fseekz$fstrobez	$fstrobebz	$fstrobehz	$fstrobeoz$ftellz$fwritez$fwritebz$fwritehz$fwriteoz$rewindz$sformatz	$sformatfz$sscanfz$swritez$swritebz$swritehz$swriteoz$ungetcz	$readmembz	$readmemhz
$writemembz
$writememhz$test$plusargsz$value$plusargsz$dumpallz	$dumpfilez
$dumpflushz
$dumplimitz$dumpoffz$dumponz
$dumpportsz
$dumpportsallz$dumpportsflushz$dumpportslimitz
$dumpportsoffz$dumpportsonz	$dumpvarsr�r�r�r�r�r�r�r�r�r�r�r�r�r�r�N)%r�r�r�r�r�r�r�r�r	r�rrrr�r�r�rr
r�rr�r�r�r�r�r
rZWordrr�ZDeclaration�Classr�r�r�r�r�r�r�r�r�r�s�
����)�*�,���	�
���	M�N�P��A�

�	
���rc@s�eZdZdZdgZddgZdgZejej	BZ
defdefdefdej
fd	ejfd
efdejfdefd
efdeeeej�fdeeee�fdeeeeje�fdeeeej�fdeejej�feddd�ejfdeeeej�fdeeeejeeeejee�	fdeejeee�fdeee�e�dfed�ed�ed�defged�dejfdefd ed!fged"dd�ejfged#dd�efgd$ejfd%ejfd&ejfd'ej fd(ej!fd)ej"fgd*�Z#d+S),rZvhdlz*.vhdlz*.vhdztext/x-vhdlrrrz--.*?$z'(U|X|0|1|Z|W|L|H|-)'r"z
'[a-z_]\w*r#z"[^\n\\"]*"z(library)(\s+)([a-z_]\w*)z(use)(\s+)(entity)z(use)(\s+)([a-z_][\w.]*\.)(all)z(use)(\s+)([a-z_][\w.]*)z(std|ieee)(\.[a-z_]\w*))ZstdZieeeZworkr�r�z"(entity|component)(\s+)([a-z_]\w*)zN(architecture|configuration)(\s+)([a-z_]\w*)(\s+)(of)(\s+)([a-z_]\w*)(\s+)(is)z ([a-z_]\w*)(:)(\s+)(process|for)z
(end)(\s+)�endblock�types�keywords�numbersz	[a-z_]\w*z(\s+)�;r�)Zbooleanr��	characterZseverity_levelr[r�Zdelay_lengthZnaturalZpositiverZ
bit_vectorZfile_open_kindZfile_open_statusZ
std_ulogicZstd_ulogic_vectorZ	std_logicZstd_logic_vectorrr�)_�abs�accessZafterr��allr,ZarchitectureZarrayr�Z	attributer/�block�body�bufferZbusr4Z	componentZ
configurationZconstantZ
disconnectZdowntor@r�rAZentity�exit�filerNrRrSZgeneric�groupZguardedrWZimpure�inZinertialrY�isZlabelr�Zlinkage�literalZloop�map�modrbr��nextrerfr�ZofZon�openriZothers�outr��portZ	postponedZ	procedureZprocessr��range�record�registerZrejectZremrxZrolZrorZselectZseverity�signalZsharedZslaZsllZsraZsrlZsubtypeZthen�toZ	transportr�Zunitsr�r��variabler�Zwhenr�r�r�r�z\d{1,2}#[0-9a-f_]+#?z\d+z(\d+\.\d*|\.\d+|\d+)E[+-]?\d+z
X"[0-9a-f_]+"z
O"[0-7_]+"z	B"[01_]+")r�rrrrN)$r�r�r�r�r�r�r��re�	MULTILINE�
IGNORECASE�flagsrr	r�r
r�r
rZ	Attributerrrr�rrrrrr�rr�r�r�r�r�r�r�r�r�r�rws�����
������'����	�����r)rZpygments.lexerrrrrrrZpygments.tokenrr	r
rrr
rr�__all__rrrr�r�r�r��<module>s (e

Youez - 2016 - github.com/yon3zu
LinuXploit