| Server IP : 127.0.0.1 / Your IP : 216.73.216.109 Web Server : Apache/2.4.54 (Win64) OpenSSL/1.1.1q PHP/8.1.10 System : Windows NT DESKTOP-E5T4RUN 10.0 build 19045 (Windows 10) AMD64 User : SERVERWEB ( 0) PHP Version : 8.1.10 Disable Function : NONE MySQL : OFF | cURL : ON | WGET : OFF | Perl : OFF | Python : OFF | Sudo : OFF | Pkexec : OFF Directory : C:/cygwin64/lib/python3.9/site-packages/pygments/lexers/__pycache__/ |
Upload File : |
a
SҼa�V � @ s� d Z ddlZddlmZmZmZmZmZmZ ddl m
Z
m Z m Z m
Z
mZmZmZmZ g d�ZG dd� de�ZG dd � d e�ZG d
d � d e�ZdS ) z�
pygments.lexers.hdl
~~~~~~~~~~~~~~~~~~~
Lexers for hardware descriptor languages.
:copyright: Copyright 2006-2021 by the Pygments team, see AUTHORS.
:license: BSD, see LICENSE for details.
� N)�
RegexLexer�bygroups�include�using�this�words)�Text�Comment�Operator�Keyword�Name�String�Number� Punctuation)� VerilogLexer�SystemVerilogLexer� VhdlLexerc @ s� e Zd ZdZdZddgZdgZdgZdZde j
dfd e fd
e fd e fd e j fd
e j
fdefdedfdejfdejfdejfdejfdejfdejfdejfdefdejfdefdefd ejfd ee ej e �fd ee ej e �d fe d d!d"�efe d#d$d!d%�e j
fe d&d'd!d%�ej fe d(d!d"�ej fd)ej fd*efd+efg d,ed-fd.ej!fd/efd efd0efgd1e j
fd2e j
fd3e j d-fd4e j
fd5e j
fd e j
d-fgd6ej d-fgd7�Z"d8d9� Z#d:S );r zZ
For verilog source code with preprocessor directives.
.. versionadded:: 1.4
Zverilog�vz*.vztext/x-verilog�(?:\s|//.*?\n|/[*].*?[*]/)+� ^\s*`define�macro�\n�\s+�\\\n� /(\\\n)?/(\n|(.|\n)*?[^\\]\n)� /(\\\n)?[*](.|\n)*?[*](\\\n)?/�[{}#@]�L?"�string�4L?'(\\.|\\[0-7]{1,3}|\\x[a-fA-F0-9]{1,2}|[^\\\'\n])'�%(\d+\.\d*|\.\d+|\d+)[eE][+-]?\d+[lL]?� (\d+\.\d*|\.\d+|\d+[fF])[fF]?z([0-9]+)|(\'h)[0-9a-fA-F]+z([0-9]+)|(\'b)[01]+z([0-9]+)|(\'d)[0-9]+z([0-9]+)|(\'o)[0-7]+z\'[01xz]z\d+[Ll]?�[~!%^&*+=|?:<>/-]�
[()\[\],.;\']�
`[a-zA-Z_]\w*�^(\s*)(package)(\s+)�^(\s*)(import)(\s+)�import)q�always� always_comb� always_ff� always_latch�and�assign� automatic�begin�break�buf�bufif0�bufif1�case�casex�casez�cmos�const�continue�deassign�default�defparam�disable�do�edge�else�end�endcase� endfunction� endgenerate� endmodule�
endpackage� endprimitive�
endspecify�endtable�endtask�enum�event�final�for�force�forever�fork�function�generate�genvar�highz0�highz1�if�initial�inout�input�integer�join�large�
localparam� macromodule�medium�module�nand�negedge�nmos�nor�not�notif0�notif1�or�output�packed� parameter�pmos�posedge� primitive�pull0�pull1�pulldown�pullup�rcmos�ref�release�repeat�return�rnmos�rpmos�rtran�rtranif0�rtranif1�scalared�signed�small�specify� specparamZstrengthr �strong0�strong1�struct�table�task�tran�tranif0�tranif1�type�typedef�unsigned�var�vectored�void�wait�weak0�weak1�while�xnor�xor�\b��suffix)Z
accelerateZautoexpand_vectornetsZ
celldefineZdefault_nettyper@ �elsifZ
endcelldefineZendifZ
endprotectZ endprotectedZexpand_vectornetsZifdefZifndefr Z noaccelerateZnoexpand_vectornetsZnoremove_gatenamesZnoremove_netnamesZnounconnected_driveZprotect� protectedZremove_gatenamesZremove_netnamesZresetallZ timescaleZunconnected_driveZundef�`)�prefixr� )4�bitsZ
bitstorealZbitstoshortrealZ countdriversZdisplayZfcloseZfdisplayZfinishZfloorZfmonitorZfopenZfstrobeZfwriteZ
getpattern�historyZincsaverZ Zitor�key�list�logZmonitorZ
monitoroffZ monitoronZnokeyZnologZprinttimescaleZrandomZreadmembZreadmemh�realtimeZ
realtobits�resetZ reset_countZ reset_valueZrestartZrtoiZsaveZscaleZscopeZshortrealtobitsZ
showscopesZ
showvariablesZshowvarsZ sreadmembZ sreadmemhZstime�stopZstrobe�timeZ
timeformat�writez\$)�byte�shortint�int�longintr[ r� �bit�logic�reg�supply0�supply1�tri�triand�trior�tri0�tri1�trireg�uwire�wire�wandZ worshortreal�realr� �[a-zA-Z_]\w*:(?!:)�\$?[a-zA-Z_]\w*�\\(\S+)�"�#pop�/\\([\\abfnrtv"\']|x[a-fA-F0-9]{2,4}|[0-7]{1,3})� [^\\"\n]+�\\�[^/\n]+�/[*](.|\n)*?[*]/�//.*?\n�/� (?<=\\)\n� [\w:]+\*?��rootr r r' c C s8 d}d| v r|d7 }d| v r$|d7 }d| v r4|d7 }|S )z`Verilog code will use one of reg/wire/assign for sure, and that
is not common elsewhere.r r� g�������?r� r- � )�text�resultr� r� �7/usr/lib/python3.9/site-packages/pygments/lexers/hdl.py� analyse_text� s zVerilogLexer.analyse_textN)$�__name__�
__module__� __qualname__�__doc__�name�aliases� filenames� mimetypes�_wsr �Preprocr �Single� Multiliner r
�Charr �Float�Hex�Bin�Integer�Octr
r �Constantr r � Namespacer �Builtin�Type�Label�Escape�tokensr� r� r� r� r� r s�
�����
�
� ���O�
�
��cr c " @ s� e Zd ZdZdZddgZddgZdgZdZde j
d fd
e e e
je �fd e e e
je �d fd
e fde fde fde jfde jfdefdedfdejfdejfdejfdejfdejfdejfdejfd efd ejfd efed d d!�ej fd"efd#e j fed$d d!�e
fd%e e
j e e j �fd&e e
j e e j �fd'e e
j e ee e j �fed(d d!�e
j!fed)d d!�e j
fed*d d!�e j"fd+e j#fd,e fd-e fg!d.ed/fd0ej$fd1efdefd2efgd3e j
fd4e jfd5e jd/fd6e j
fd7e j
fd
e j
d/fgd8e jd/fgd9�Z%d:S );r z�
Extends verilog lexer to recognise all SystemVerilog keywords from IEEE
1800-2009 standard.
.. versionadded:: 1.5
Z
systemverilog�svz*.svz*.svhztext/x-systemverilogr r r r% r& r' r r r r r r r r r r r! z4([1-9][_0-9]*)?\s*\'[sS]?[bB]\s*[xXzZ?01][_xXzZ?01]*z6([1-9][_0-9]*)?\s*\'[sS]?[oO]\s*[xXzZ?0-7][_xXzZ?0-7]*z6([1-9][_0-9]*)?\s*\'[sS]?[dD]\s*[xXzZ?0-9][_xXzZ?0-9]*zB([1-9][_0-9]*)?\s*\'[sS]?[hH]\s*[xXzZ?0-9a-fA-F][_xXzZ?0-9a-fA-F]*z
\'[01xXzZ]z [0-9][_0-9]*r" )ZinsideZdistr� r� z[()\[\],.;\'$]r$ )�Z accept_on�aliasr( r) r* r+ r, �assertr- Zassumer. �beforer/ ZbindZbinsZbinsofr0 r1 r2 r3 r4 r5 r6 ZcellZcheckerZclockingr7 ZconfigZ
constraint�contextr9 ZcoverZ
covergroupZ
coverpointZcrossr: r; r< Zdesignr= r> r? r@ rA rB Z
endcheckerZ endclockingZ endconfigrC rD ZendgroupZ endinterfacerE rF rG Z
endprogramZ endpropertyZ endsequencerH rI rJ rK Z
eventually�expectZexportZexternrM Z first_matchrN rO ZforeachrP rQ ZforkjoinrR rS rT �globalrU rV rW ZiffZifnoneZ ignore_binsZ illegal_binsZimpliesZ
implementsr' Zincdirr rX rY rZ �instanceZ interconnectZ interfaceZ intersectr\ Zjoin_anyZ join_noner] ZletZliblist�library�localr^ r_ �matchesr` Zmodportra rb rc Znettype�newZnexttimerd re Znoshowcancelledrf rg rh �nullri rj �packagerk rl rm rn ro �priorityZprogram�propertyr� rp rq rr rs Zpulsestyle_ondetectZpulsestyle_onevent�pureZrandZrandcZrandcaseZ randsequencert ru Z reject_onrv rw Zrestrictrx ry rz r{ r| r} Zs_alwaysZ s_eventuallyZ
s_nexttimeZs_untilZ s_until_withr~ ZsequenceZ
showcancelledr� ZsoftZsolver� r� ZstaticZstrongr� r� r� �superZsync_accept_onZsync_reject_onr� Ztaggedr� r Z
throughoutZ
timeprecisionZtimeunitr� r� r� r� �union�uniqueZunique0�untilZ
until_withZuntyped�user� Zvirtualr� Z
wait_orderZweakr� r� r� Zwildcard�withZwithinr� r� z(class)(\s+)([a-zA-Z_]\w*)z (extends)(\s+)([a-zA-Z_]\w*)z,(endclass\b)(?:(\s*)(:)(\s*)([a-zA-Z_]\w*))?)!r� r� �chandler8 rL r� r[ r� r� r� r� r� r� Z shortrealr r r� r� r� r� r� r� r� r� r� r� r� r� r� r� r� r� Zwor)z `__FILE__z `__LINE__z`begin_keywordsz `celldefinez`default_nettypez`definez`elsez`elsifz
`end_keywordsz`endcelldefinez`endifz`ifdefz`ifndefz`includez`linez`nounconnected_drivez`pragmaz `resetallz
`timescalez`unconnected_drivez`undefz `undefineall)�z$exitz$finishz$stopz $realtimez$stimez$timez$printtimescalez $timeformatz $bitstorealz$bitstoshortrealz$castz$itorz $realtobitsz$rtoiz$shortrealtobitsz$signedz $unsignedz$bitsz $isunboundedz $typenamez $dimensionsz$highz
$incrementz$leftz$lowz$rightz$sizez$unpacked_dimensionsz$acosz$acoshz$asinz$asinhz$atanz$atan2z$atanhz$ceilz$clog2z$cosz$coshz$expz$floorz$hypotz$lnz$log10z$powz$sinz$sinhz$sqrtz$tanz$tanhz
$countbitsz
$countonesz
$isunknownz$onehotz$onehot0z$infoz$errorz$fatalz$warningz$assertcontrolz$assertfailoffz
$assertfailonz $assertkillz$assertnonvacuousonz
$assertoffz $assertonz$assertpassoffz
$assertpassonz$assertvacuousoffz$changedz
$changed_gclkz$changing_gclkz
$falling_gclkz$fellz
$fell_gclkz $future_gclkz$pastz
$past_gclkz $rising_gclkz$rosez
$rose_gclkz$sampledz$stablez $stable_gclkz $steady_gclkz$coverage_controlz
$coverage_getz$coverage_get_maxz$coverage_mergez$coverage_savez
$get_coveragez$load_coverage_dbz$set_coverage_db_namez$dist_chi_squarez $dist_erlangz$dist_exponentialz $dist_normalz
$dist_poissonz$dist_tz
$dist_uniformz$randomz$q_addz$q_examz$q_fullz
$q_initializez $q_removez$async$and$arrayz$async$and$planez$async$nand$arrayz$async$nand$planez$async$nor$arrayz$async$nor$planez$async$or$arrayz$async$or$planez$sync$and$arrayz$sync$and$planez$sync$nand$arrayz$sync$nand$planez$sync$nor$arrayz$sync$nor$planez$sync$or$arrayz$sync$or$planez$systemz$displayz $displaybz $displayhz $displayoz$monitorz $monitorbz $monitorhz $monitoroz $monitoroffz
$monitoronz$strobez$strobebz$strobehz$strobeoz$writez$writebz$writehz$writeoz$fclosez $fdisplayz
$fdisplaybz
$fdisplayhz
$fdisplayoz$feofz$ferrorz$fflushz$fgetcz$fgetsz $fmonitorz
$fmonitorbz
$fmonitorhz
$fmonitoroz$fopenz$freadz$fscanfz$fseekz$fstrobez $fstrobebz $fstrobehz $fstrobeoz$ftellz$fwritez$fwritebz$fwritehz$fwriteoz$rewindz$sformatz $sformatfz$sscanfz$swritez$swritebz$swritehz$swriteoz$ungetcz $readmembz $readmemhz
$writemembz
$writememhz$test$plusargsz$value$plusargsz$dumpallz $dumpfilez
$dumpflushz
$dumplimitz$dumpoffz$dumponz
$dumpportsz
$dumpportsallz$dumpportsflushz$dumpportslimitz
$dumpportsoffz $dumpportsonz $dumpvarsr� r� r� r� r� r� r� r� r� r� r� r� r� r� r� N)&r� r� r� r� r� r� r� r� r� r r� r r r r� r� r� r r
r� r r� r� r� r� r� r
r ZWordr r� Z Declaration�Classr� r� r� r� r� r� r� r� r� r � s�
����)�*�,��� �
� �� M�N�P� � A�
�
�� �r c @ s� e Zd ZdZdZdgZddgZdgZej ej
B Z de fde fde fd e
jfd
ejfd efd ejfd
efdefdeee ej�fdeee e�fdeee eje�fdeee ej�fdeejej�feddd�ejfdeee ej�fdeee eje ee eje e� fdeejee e�fdeee�e �dfe d �e d �e d �d efge d �d ejfd e fd!ed"fged#dd�ej fged$dd�efgd%e j fd&e j fd'e j fd(e j!fd)e j"fd*e j#fgd+�Z$d,S )-r z:
For VHDL source code.
.. versionadded:: 1.5
Zvhdlz*.vhdlz*.vhdz text/x-vhdlr r r z--.*?$z'(U|X|0|1|Z|W|L|H|-)'r" z
'[a-z_]\w*r# z "[^\n\\"]*"z(library)(\s+)([a-z_]\w*)z(use)(\s+)(entity)z (use)(\s+)([a-z_][\w.]*\.)(all)z(use)(\s+)([a-z_][\w.]*)z(std|ieee)(\.[a-z_]\w*))ZstdZieeeZworkr� r� z"(entity|component)(\s+)([a-z_]\w*)zN(architecture|configuration)(\s+)([a-z_]\w*)(\s+)(of)(\s+)([a-z_]\w*)(\s+)(is)z ([a-z_]\w*)(:)(\s+)(process|for)z
(end)(\s+)�endblock�types�keywords�numbersz [a-z_]\w*z(\s+)�;r� )Zbooleanr� � characterZseverity_levelr[ r� Z delay_lengthZnaturalZpositiver Z
bit_vectorZfile_open_kindZfile_open_statusZ
std_ulogicZstd_ulogic_vectorZ std_logicZstd_logic_vectorr r� )_�abs�accessZafterr� �allr, Z architectureZarrayr� Z attributer/ �block�body�bufferZbusr4 Z componentZ
configurationZconstantZ
disconnectZdowntor@ r� rA Zentity�exit�filerN rR rS Zgeneric�groupZguardedrW Zimpure�inZinertialrY �isZlabelr� Zlinkage�literalZloop�map�modrb r� �nextre rf r� ZofZon�openri Zothers�outr� �portZ postponedZ procedureZprocessr� �range�record�registerZrejectZremrx ZrolZrorZselectZseverity�signalZsharedZslaZsllZsraZsrlZsubtypeZthen�toZ transportr� Zunitsr� r� �variabler� Zwhenr� r� r� r� z\d{1,2}#[0-9a-f_]+#?z\d+z (\d+\.\d*|\.\d+|\d+)E[+-]?\d+z
X"[0-9a-f_]+"z
O"[0-7_]+"z B"[01_]+")r� r r r r N)%r� r� r� r� r� r� r� r� �re� MULTILINE�
IGNORECASE�flagsr r r� r
r� r
r Z Attributer r r r� r r r r r r� r r� r� r� r� r� r� r� r� r� r� r w s� �� � �
� �����'���� �����r )r� r Zpygments.lexerr r r r r r Zpygments.tokenr r r
r r r
r r �__all__r r r r� r� r� r� �<module> s
( e